Systems

ATCA and AMC

PMC Modules

Processing Blades

Protocol Bundles

Request Documentation

 

Embedded Computing

Katana®3752

Advanced Tri-Processor Blade

KatanaQp

  • 3 independent IBM 750GX processor complexes running up to 1GHz
  • cPSB Node (PICMG 2.16, Dual 1000BaseT)
  • Managed Gigabit Ethernet Switch
  • System Management Bus (PICMG 2.9) w/ IPMI Controller
  • Up to 1GB DDR ECC SDRAM in SODIMM package per processor
  • Up to 64MB linear Flash per processor
  • 10/100/1000Base-T Ethernet with front access
  • Console SIO, E2PROM and RTC per processor
  • VxWorks and Linux support
  • RoHS/WEEE compliant configuration available
  • Quality assured by over 35 years of design experience and a TL-9000 and ISO 9001:2000 certified quality management system. (FM 26789)
Board Photograph

Emerson’s Katana3752 is a real-time processing blade in a standard single-slot CompactPCI Packet Switched Backplane (cPSB) form factor. It’s powered by three IBM 750GX processor complexes, which deliver exceptional performance for complex real-time tasks. To optimize overall performance, the board uses Ethernet for the data plane and PCI as a control plane.

Communications applications are rapidly converging on packet-based architectures. The Katana3752’s design is ideally suited to this paradigm. Its data plane features packet-based communication both on-card between the processors and offcard to other blades. It is fully compliant with PICMG 2.16 cPSB specification.

To facilitate efficient management of the packet interfaces, the product features an advanced managed Gigabit Ethernet (GbE) switch. This offloads packet processing from other sub-system elements, greatly increasing the throughput of the entire system. The use of the on-card GbE switch completely eliminates the packet routing processor overhead of traditional architectures.

Using an off-the-shelf processor blade saves you time-to-market by allowing you to focus your engineering efforts on the key value-added portions of the system without spending time and effort on the processor design and testing. A processor subsystem blade also lowers your lifetime cost of ownership by providing an easy upgrade path, and protecting you from obsolescence issues.

Processor
  • Three independent IBM 750GX processor complexes running up to 1GHz*
    • 64-bit data bus
    • 32-bit address bus
    • 32K I / 32K D L1 Cache
    • 1MB L2 Cache with ECC
    • 200MHz Bus and 1GHz Core
  • Each processor complex includes:
    • Marvell Discovery III System Controller
      • DDR SDRAM memory controller
      • GbE interface(s) connected to an on-card GbE switch
      • 32-bit PCI interface
      • Console serial port
      • Counter/timers
    • Real-time clock
    • Four user programmable LEDs
    • DDR SDRAM SODIMM socket
    • Flash memory
    • JTAG/COP debug interface
  • Processor #1 is set up as the PCI host with the following additional features:
  • PCI host functionality
  • Dedicated 512KB bank of socketed Flash memory
  • 10/100/1000Base-T Ethernet debug port to front panel

* IBM errata pending

Memory
SDRAM
  • Each processor complex has up to 2GB of DDR SDRAM with error checking and correction (ECC)
  • Dual data rate operation
  • Modular and upgradeable SODIMM packaging
User Flash
  • 32 or 64 MByte Flash configurations per processor complex
  • True Flash File System (TFFS) support
  • Flash Architecture NOR
Serial EEPROM
  • 64K Serial EEPROM on I2C bus per processor complex for software configuration data
  • 64K Serial EEPROM on I2C bus per processor complex for Marvell MV64460 configuration
Managed Ethernet Switch
  • Broadcom BCM5691 managed Gigabit Ethernet (GbE) switch
    • Dual GbE connections to Processor #1
    • Single GbE connection to Processor #2
    • Single GbE connection to Processor #3
    • Dual GbE connections to cPSB
Blade I/O
Ethernet
  • Embedded System Area Network (ESAN)
    • CompactPCI Packet Switching Backplane (cPSB – PICMG 2.16) Peripheral node/ Dual link
    • Dual 1000BaseT interfaces connected to managed Ethernet switch
  • Single 10/100BaseT maintenance Ethernet port connected to Processor #1
PCI
  • Local PCI 2.2 bus connecting 3 processor complexes with the managed Ethernet switch, hosted by Processor #1
  • 32-bit operation
  • 33/66MHz operation
Serial I/O
  • One console serial port per processor complex
  • EIA-232 signal levels
  • Micro-DB9 connectors with front panel access
JTAG/COP
  • IEEE 1149.1 compatible
  • Access to internal processor scan chains for debug
  • Serial connection to processor core for emulator support
  • A JTAG/COP interface for on-card PLDs
I2C
  • Master/Slave I2C bus on each processor complex connecting
    • SROM on SODIMM SDRAM modules
    • Two 64K serial EEPROMs
    • Real-time clock device
    • Processor #1 also includes I2C interface to IPMI controller and associated devices
IPMI
  • System Management Bus (SMB) as defined by Compact PCI System Management Specification (PICMG 2.9)
  • Supports Intelligent Platform Management Interface (IPMI) Version 1.5 and Intelligent Platform Management Bus (IPMB) Version1.0
  • Driven by Zircon PM device from QLogic
  • SMB
    • IPMB interface to backplane (PICMG 2.9)
    • Two local I2C interfaces
      • Master/slave interface for processor communications
      • Master-only interface for accessing the two IPMI read-only memory (ROM) and temperature sensor readings
    • Uses Zircon PM GPIO for
      • Watchdog timer expiration output
      • GPIO to 750GX processors
      • IPMI reset control
      • Temperature sensor interrupts
System Controllers
  • Three Marvell Discovery II MV64360 systems controllers (one per processor complex)
    • PCI bridge, GbE interface, I2C interface, and SDRAM controller for processor complex
    • Four timer/counters, each selectable as a counter or timer
    • 32-bit watchdog timer
    • Reset
LEDs and Switches
  • Four user-programmable on-card LEDs per processor complex
  • Eight front panel LEDs
    • Processor #1 Ethernet Activity and Link
    • cPSB1 and cPSB2 Activity and Link
    • Power/fault status
    • Hot Swap
  • Recessed front panel reset switch
Physical Characteristics
  • cPSB PICMG 2.16 formfactor
  • Dimensions: 9.19" W x 6.30" D x <0.80" H (233.25mm x 160mm x <20.32mm)
  • Power requirements: 60W max
  • Operating range: 0° to 55° C, 0-95% relative humidity (non-condensing)
Agency Compliance
  • UL/CSA/IEC60950
  • AS/NZS 60950 (Australia)
  • FCC Part 15 (US)
  • ICES 003 (Canada)
  • AS/NZS 3548 (Australia)
  • EN 55022
  • EN300 386
  • EN 55024
  • Applicable sections of NEBS: Telcordia GR1089 and GR-63
Software Support
  • U-Boot monitor with power-on self test
  • Board support package for VxWorks 5.5/Tornado 2.2 (one VxWorks runtime license required per processor complex)
  • Board support package for Linux
  • Carrier Grade Linux support
    • MontaVista CGE
    • Wind River PNE LE
Block Digram

1/07